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Abstract
Deep learning emerges as an important new resource-
intensive workload and has been successfully applied
in computer vision, speech, natural language process-
ing, and so on. Distributed deep learning is becom-
ing a necessity to cope with growing data and model
sizes. Its computation is typically characterized by a sim-
ple tensor data abstraction to model multi-dimensional
matrices, a data-flow graph to model computation, and
iterative executions with relatively frequent synchro-
nizations, thereby making it substantially different from
Map/Reduce style distributed big data computation.
RPC, commonly used as the communication primitive,
has been adopted by popular deep learning frameworks
such as TensorFlow, which uses gRPC. We show that
RPC is sub-optimal for distributed deep learning com-
putation, especially on an RDMA-capable network. The
tensor abstraction and data-flow graph, coupled with an
RDMA network, offers the opportunity to reduce the un-
necessary overhead (e.g., memory copy) without sacrific-
ing programmability and generality. In particular, from a
data access point of view, a remote machine is abstracted
just as a “device” on an RDMA channel, with a sim-
ple memory interface for allocating, reading, and writ-
ing memory regions. Our graph analyzer looks at both
the data flow graph and the tensors to optimize mem-
ory allocation and remote data access using this inter-
face. The result is up to 25× speedup in representative
deep learning benchmarks against the standard gRPC in
TensorFlow and up to 169% improvement even against
an RPC implementation optimized for RDMA, leading
to faster convergence in the training process.
1 Introduction
Deep learning, in the form of deep neural networks
(DNN), is gaining popularity thanks to its huge success
in areas such as speech, vision, and natural language pro-
cessing. There is a trend of using deeper, more complex
neural network models trained with increasingly larger
data sets. Such a model often takes hours, days, or even
weeks to train on a CPU/GPU cluster. The deep learning
computation in training a model involves multiple itera-
tions with rather frequent synchronizations. The perfor-
mance therefore often critically depends on the efficiency
of cross-machine communication, including its ability to
leverage emerging network technology, such as Remote
Direct Memory Access (RDMA).
Remote Procedure Call (RPC) is a widely used
general-purpose communication paradigm. In addition
to data transfer, RPC takes care of data serialization
and deserialization for various data types, manages com-
munication buffers, and handles message assembly and
batching automatically. Even with RDMA, RPC can be
used to help mediate concurrent (remote) writes to the
same data [21]. It is therefore natural for deep learning
frameworks such as TensorFlow [7] to adopt gRPC, a
form of RPC, as its communication abstraction.
In this paper, we argue against using RPC for dis-
tributed deep learning computation, especially on an
RDMA-capable network. This is because (i) deep learn-
ing computation uses tensor (or multi-dimensional ma-
trix) as the main data type, which consists of a plain byte
array as tensor data and a simple schema as meta-data
specifying the shape and element type of the tensor. A
tensor is often of a sufficiently large size (tens of KB
to MB) and its metadata/data sizes often static. Using
RPC for tensor data transfer does not provide evident
advantage on programmability or efficiency; and (ii) us-
ing RPC typically involves memory copy to and from
RPC-managed communication buffers. Zero-copy cross-
machine tensor transfer is possible with RDMA because
the source and destination tensors can be appropriately
allocated in the RDMA memory region and known stati-
cally. We therefore advocate a simple and almost triv-
ial interface that exposes a remote machine as a “de-
vice” from a data access point of view. This “device”
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is connected through an RDMA-based channel that ex-
poses control for parallelism. Remote memory regions
can be allocated and directly accessed through this “de-
vice” interface, much like the case for a local GPU. This
maps naturally to the underlying RDMA network that
provides direct remote memory access. It is worth point-
ing out that previous work on efficient communication on
RDMA often uses RPC (e.g., for writes) partly because
they are focusing on variable (and often small) size data
transfer for key/value stores, where they can benefit from
batching in RPC and from mediating concurrent remote
writes to the same region through RPC [26, 16, 19, 20].
Neither is necessary in our case.
We have designed a zero-copy cross-machine tensor
transfer mechanism directly on our “device” interface.
This is done through a combination of static analysis and
dynamic tracing on the data-flow graph for the compu-
tation in order to (i) figure out whether the size of each
tensor that needs to be transferred across server can be
statically known at the compile time, (ii) assess whether
such a tensor should be allocated statically (for better ef-
ficiency) or dynamically (for reduced memory footprint),
(iii) ensure allocation of the tensors on both the sending
and receiving ends in the RDMA memory regions, (iv)
identify the source and destination addresses of tensors
for RDMA-based transfer.
We have implemented an efficient RDMA-based “de-
vice” library, and integrated it with our graph analysis
and tracing mechanism into the data-flow graph runtime
of TensorFlow [7] for tensor data transfer in distributed
deep learning computation. The experiments show that
our proposed techniques help TensorFlow achieve up to
25× speedup in representative deep learning benchmarks
compared with its original gRPC-based communication
mechanism and even up to 169% improvement against
an RPC implementation optimized for RDMA.
2 Background and Problems
2.1 Deep Learning Data-Flow Graph
Deep neural network describes a layered machine learn-
ing model that consists of neurons connected through
synapses. The layered structure enables the model to
learn hierarchical features from the raw input data. Each
layer normally represents a linear transformation on its
inputs followed by some non-linear activations. The left
side of Figure 1 shows an example of a vanilla deep neu-
ral network. The parameters to learn in this model are
the weights of the connections between neurons of dif-
ferent layers. The computation on this model can be nat-
urally expressed using a data-flow graph where the nodes
represent the computations at layers and the edges repre-
sent the data flowing between the dependent nodes. In
Input layer : 
hidden layer : 
output layer : 
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Figure 1: Example of a vanilla neural network (left) and
the data-flow graph (right) of its forward computation. σ
is the non-linear Sigmoid function. Bold symbols are the
variables representing tensors.
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Figure 2: Example of distributed data-flow computa-
tion of deep learning with data-parallelism in parameter
server architecture. Dotted-line arrow refers to the cross-
server data flow. For simplicity and clarity, GenGrad
and ApplyGrad represent the sub-graphs of computing
and applying gradients, respectively. Weight is the tensor
representing the model parameters which is shared by the
graph replicas.
deep learning scenarios, the major data type flowing in
the graph are tensors (i.e., multi-dimensional matrices)
because most deep learning algorithms are expressed as
mathematical models on matrices. The right side of Fig-
ure 1 shows an example data-flow graph expressing a
forward computation on the neural network in the figure
from the raw input to upper layers. Through support-
ing this data-flow graph representation for deep learn-
ing computation, frameworks [14, 39, 9, 32, 7] can allow
developers to conveniently implement variant forms of
neural networks that can be very complex.
The training process of a deep neural network can be
very time-consuming because it is hard to learn com-
plex hierarchical features and consequently the compu-
tation often requires processing very large training data.
In order to scale out the computation, distributed deep
learning can be applied by replicating and partitioning
the data-flow graph onto multiple servers to execute in
data-parallel or model-parallel fashion. The data flow be-
tween the graph nodes across partitions will be fulfilled
through the underlying communication layer during the
computation. Figure 2 shows an example of distributed
deep learning computation in data-parallelism. A data-
flow graph is replicated on two workers and each replica
is partitioned among a worker and a parameter server.
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Employing such distributed data-flow graph brings much
convenience and flexibility on playing model-parallelism
which is critical when the deep learning model size is
large.
The deep learning process involves iterative execu-
tions over the data-flow graph for multiple mini-batches
of training data. Therefore, after the data-flow graph is
created and before the computation starts, a deep learn-
ing framework can reasonably take some time to ana-
lyze the graph and optimize the execution. In the graph
analysis phase, some useful information can be extracted
and potentially leveraged by components in lower exe-
cution layer to improve runtime efficiency. One example
of such information is the addresses of the tensor data
that need to be transferred across servers. This informa-
tion can be obtained statically sometimes, because the
shapes of some tensors do not change during the entire
computation; e.g., in the case of the tensors representing
the model parameters. The framework can then arrange
the placement of those tensors in memory before the ex-
ecution of the data-flow graph. It is therefore feasible to
design an appropriate abstraction for the communication
layer to accept such information to improve its efficiency.
2.2 RPC Abstraction
Remote Procedure Call (RPC) [8] is a common abstrac-
tion for communication across servers. It allows users
to implement a procedure that can be invoked remotely
as if being invoked locally. With RPC, users only need
to focus on the implementation of the functional logic
of the remote procedure without caring about the under-
lying communication-related details. In addition, RPC is
often used to pass structured messages since it usually in-
tegrates serialization and deserialization functionalities.
There are many existing designs and (open-sourced) im-
plementations of RPC [2, 4, 6, 19] from industry and re-
search communities. They have been extensively applied
in many distributed systems [35, 33, 9, 7, 21].
The RPC abstraction normally assumes that a com-
munication channel between a pair of endpoints can be
used to transfer arbitrary types of messages with respect
to data schema and size at any point during runtime.
This convenience is not particularly beneficial in the deep
learning scenario mainly because the major data abstrac-
tion is the tensor, whose meta-data contains only simple
schema with shape and element type information. There
is an inherent cost associated with providing this gen-
eral convenience: It makes hard for the communication
library to be aware, in advance, of which user buffer the
received message should be directly delivered to. There-
fore, a common way is to use a fixed in-library buffer to
receive a message from the operating system layer and
then copy the data to the appropriate user buffer. An in-
library buffer is associated with each channel and should
have a limited size; otherwise, there will be a scalabil-
ity issue of memory consumption when the cluster of
servers become large. And also, when the caller side
wants to transmit a message larger than the receiver side
buffer, the message has to be split into multiple frag-
ments with each having some header information added
for re-assembling at receiver side. This often enforces
extra data copy at the sender side. These data copy over-
heads are proportional to the message size, and hence
can be significant when message is large. Without re-
designing the abstraction, it is hard, if not impossible, to
eliminate these overheads completely in the communica-
tion layer.
2.3 Remote Direct Memory Access
Remote Direct Memory Access (RDMA) is an emerg-
ing fast network technology that allows one computer to
access directly the memory of a remote computer with-
out involving the operating system at any host. With the
technology maturing and cost competitive, RDMA has
found its way into data centers and is gaining popular-
ity [26].
The user interface to issue RDMA operation is through
functions called verbs. There are two types of verbs se-
mantics, memory verbs and messaging verbs. The mem-
ory verbs include one-sided RDMA reads, writes, and
atomic operations. These verbs specify the remote mem-
ory address to operate on without involving the remote
CPU. This lack of CPU overhead at remote side makes
them attractive. The messaging verbs include the send
and receive verbs, which involve the remote side CPU.
Verbs are posted by applications to queues that are main-
tained inside the RDMA NIC. Queues always exist in
pairs with a send queue and a receive queue forming a
queue pair (QP). Each queue pair has an associated com-
pletion queue (CQ), which the RDMA NIC fills in upon
completion of verb execution. RDMA transports can be
either reliable or unreliable, and either connected or un-
connected (also called datagram). In our work, we al-
ways use reliable connected transport.
RDMA networks provide high-bandwidth and low
latency: NICs with 100 Gbps bandwidth and ∼2µs
round-trip latency are commercially available. The high-
bandwidth of RDMA and its kernel-bypassing nature
make any communication related computation overhead
significant. We observe that removing the extra copy
of message data can evidently improve the communica-
tion efficiency. Simply building a general RPC abstrac-
tion over RDMA makes it hard to avoid these data copy
overhead. For example, the message passing mechanism
used in FaRM [16] RPC employs a fixed ring buffer with
each channel on the receiver side and may suffer from
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Figure 3: Overview of the architecture design of the
RDMA memory copy library. QPs are created and
grouped peer by peer and associated with CQs in a
round-robin way.
the problem described in §2.2.
The one-sided memory read/write semantic of RDMA
allows a zero-copy communication across servers as long
as the remote address is known. In the deep learning
computation scenarios, the data-flow graph analysis can
help arrange the in-memory placement of tensors and
provide such information to the underlying communica-
tion layer. This leads us to believe that exposing a sim-
ple memory copy interface directly is the most appropri-
ate because tensor is the major data type that need to be
transferred across servers during deep learning computa-
tion.
3 Design
We now present our design for the RDMA device com-
munication abstraction, the tensor transfer mechanisms,
and the integration with the deep learning data-flow
graph analysis.
3.1 RDMA Device Abstraction
Our communication library provides a simple abstraction
for each RDMA NIC as an RDMA device (or device for
short when there is no confusion). The device provides
an interface to allocate and free a memory region that
can be accessed by other devices remotely. Given a re-
mote device specified as an endpoint (i.e., IP address and
port), users can acquire a channel from the local device
object that connects the local device and the remote one.
A channel corresponds to an RDMA QP and provides
a memory copy interface for cross-server data transfer,
which takes a local and a remote memory regions and
a transfer direction as arguments. The actual data trans-
fers are performed using the one-sided RDMA read/write
verbs. To use the memory copy interface, one has to
know the address of the to-be-accessed remote memory
region. The library, therefore, also provides a simple
vanilla RPC mechanism implemented using the RDMA
send/recv verbs for this auxiliary purpose of distributing
...... 1
Source Tensor
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Dest Tensor
(Polling flag byte)
One-sided 
RDMA write
Sender 
(with dest tensor address)
Receiver
Figure 4: Transfer statically placed tensor through one-
sided RDMA write.
remote memory addresses. This address distribution pro-
cess is often not on the critical path of the application,
and hence not performance critical.
The RDMA device is configured with the number of
CQs per device and the number of QPs for each con-
nected peer remote device. The library maintains a
thread pool with each thread polling a specific CQ for
completion of RDMA events. When establishing a con-
nection to a remote peer device, it evenly spreads the as-
sociations of the created QPs with the CQs in a round-
robin fashion. The channel acquiring interface allows
users to specify the specific QP that the channel uses.
Through this interface, a multi-threaded workload, e.g.,
the deep learning graph execution runtime, is able to bal-
ance the loads and synchronization cost over the QPs and
CQs to achieve good parallelism and communication ef-
ficiency. Figure 3 shows an overview of this design.
3.2 Transfer with Static Placement
During the graph analysis phase, the shapes of some ten-
sors can be statically decided and will not change dur-
ing the entire computation. Examples include those ten-
sors holding the parameters of the model to be trained.
Given this information, the analysis engine can allocate
the memory regions for these tensors beforehand and fix
their placement during the computation. If the content
of such a tensor relies on that of a remote one, its ad-
dress, which is remotely accessible, is distributed to the
server that holds the remote upstream tensor before the
computation. The sender side of the tensor transfer can
then use the memory copy interface to write the content
of the downstream tensor at receiver side directly during
the computation.
The receiver side needs to know whether the content
of the downstream tensor has been written in full. This
is achieved through introducing a flag byte at the tail of
the tensor memory region. The sender transfers the ten-
sor content together with the flag byte set. The transfer
is conducted from low address to the higher. The flag
is then the last byte being transferred. Many RDMA
NICs (including the ones we are using) guarantee that
the RDMA writes are performed in an ascending ad-
dress order (same as reported in FaRM [16]). So, once
the flag byte is delivered, the entire tensor content must
have been written in full. The receiver periodically polls
the flag byte of the downstream tensor. Once the ten-
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Figure 5: Transfer dynamically allocated tensor through
one-sided RDMA write and read.
sor transfer completes, it clears the flag for future use
and then activates the graph nodes, which depend on
this transferred tensor, to make them ready to execute.
Figure 4 illustrates this mechanism. The receiver side
polling may have lower priority than other ready tasks so
does not block them and only introduces minor cost.
3.3 Transfer with Dynamic Allocation
It is not always the case that the tensor placement can
be decided statically. The shapes of the tensors that
need to be transferred across servers can depend on the
training data in each mini-batch iteration, and hence
can change across different mini-batches. This is of-
ten the case where the deep learning applications have
the training dataset with sparse features; e.g., the RNN
model for natural language processing [29] with input se-
quences having variant length in different mini-batches,
and the wide-and-deep model used for recommender sys-
tems [11] with each training sample containing a differ-
ent set of features.
For these cases, although the graph analysis engine
cannot fix the tensor placement during the computa-
tion, we still follow our design principle to reduce the
communication-related computation overhead in a best
effort. We observe that, despite the variance of ten-
sor shape, the number of dimensions of a tensor is un-
changed during the computation. Fixed tensor dimension
count means that the size of the meta-data of a tensor is
unchanged. With this assumption, we adapt the tensor
transfer mechanism as illustrated in Figure 5.
As shown in the figure, the meta-data includes the
number of dimensions, the size of each dimension, the
element data type of the tensor, and the remote address of
the sender side tensor. The meta-data of the tensor at the
receiver side is preallocated and its address is distributed
to the sender side before the computation. During the
computation, the sender writes the receiver side meta-
data through the memory copy interface when the sender
side tensor is ready to use. The receiver polls the flag
byte at the tail of the meta-data. Once it detects the com-
pletion of the meta-data writing, it clears the flag byte,
allocates a new tensor storage in the RDMA accessible
memory region, and issues a remote memory copy to
transfer the tensor data through one-sided RDMA read.
Compared with the case of transferring statically placed
tensor, the mechanism for passing the dynamically allo-
cated tensor incurs the overheads of tensor allocation and
the meta-data serialization and transfer.
3.4 RDMA-Aware Graph Analysis
Given the mechanisms of the tensor transfer across
servers through direct memory access, the data-flow
graph analyzer can be enhanced to collect and provide
useful information to make communication more effi-
cient. First, for each tensor that need to be transferred
through network, the analyzer needs to decide whether
its shape can be known statically and never changes dur-
ing the entire computation. This can be achieved through
user annotations on the input tensors of the data-flow
graph together with the shape-inference function of each
graph node which tells the shapes of output tensors of
the node given the shapes of its input tensors. With such
information, a simple static analysis on the graph helps
infer the shapes of some tensors. Second, after the graph
is partitioned onto different servers, and on each server,
before the sub-graph is executed, the data buffers of the
receiver-side tensors whose shapes can be statically de-
cided (or their meta-data buffers otherwise) are preallo-
cated. The remotely accessible addresses of these ten-
sor buffers are then passed to the servers holding the up-
stream tensors that they depend on. The delivered ad-
dresses are then set associated with the corresponding
sender-side graph nodes which are responsible for trans-
ferring these tensors.
On the sender side, a memory buffer that is to be
transferred through RDMA needs to be registered be-
forehand to the RDMA NIC to allow its access. This
registration process involves OS kernel actions such as
pinning the buffer as non-pageable and introduces ex-
tra overhead. In addition, the allowed number of reg-
istered buffers is bounded by the specific RDMA hard-
ware. Therefore, simply registering the data buffer of
each tensor on demand when it needs to be transferred to
remote server could introduce significant overhead and
might experience unexpected error due to hardware re-
source limit. A more appropriate way of managing the
RDMA-accessible memory is to preallocate a relatively
large memory buffer to register to RDMA NIC once and
employ a memory allocator on top of it for allocating
smaller buffers for transfer.
Normally, a sender of a tensor through RDMA would
need to allocate an extra RDMA-accessible buffer and
copy the tensor from the original buffer to it. To avoid
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this memory copy, the graph analyzer would prefer al-
locating the RDMA-accessible buffer directly for the to-
be-transferred tensor. One challenge to achieve this is
to find out when a specific tensor is allocated (or its al-
location site): the actual storage of an input tensor of a
graph node might not be allocated at the execution of its
direct predecessor node, because some graph nodes may
conduct in-place manipulation on their input tensors, and
hence a tensor buffer may be passed through multiple
nodes on a path in the graph. We therefore propose a
dynamic analysis method to address this.
In order to get the allocation site of the storage of a
tensor that is to be transferred, the graph analyzer instru-
ments the tensor allocator used in the graph execution
runtime. During the execution of the graph for the first
mini-batch iteration, for each tensor allocation, it records
the data buffer address of the tensor and the information
of the corresponding graph node that invokes this allo-
cation into a map with the tensor buffer address as the
key. This node information includes the identification of
the graph node and the Id of the allocation of this node,
e.g., the ith invocation of allocation in the execution of
the node. If the information with the same address al-
ready exists in the map, the new information overwrites
the old one. This way, we always keep the latest infor-
mation with the same tensor address. When the graph
node transfer a tensor during the execution, the runtime
gets the tensor buffer address and looks up the map to
get the information of the graph node that allocates the
tensor buffer. It then stores the information of the tensor-
allocating graph node into the set S of memory regions
that should ideally be allocated in the RDMA-accessible
region directly. During the graph execution of the sub-
sequent mini-batches, for each tensor allocation, the run-
time checks whether the executing graph node exists in
set S. If so, it allocates a tensor buffer from the alloca-
tor that manages the RDMA-accessible memory regions;
otherwise, it allocates the tensor buffer from the normal
allocator. This way, the data buffer of a to-be-transferred
tensor, captured in S, is naturally RDMA-accessible and
without need of extra copy.
3.5 GPUDirect RDMA
GPUDirect RDMA is a technology that allows RDMA
NIC to directly access GPU memory, and hence achieve
direct access GPU memory remotely without going
through host memory, further reduces memory copy
when the to-be-transferred tensor data is in GPU mem-
ory. With the design principle and methodology in our
work, applying GPUDirect RDMA is straightforward be-
cause, at user-level, it similarly just needs to allocate a
GPU memory space in a mapped pinned mode through
CUDA API [1] and register to RDMA NIC, and the
graph analyzer can decide which tensors need to be al-
located in this way as described in §3.4.
It is relatively tricky to efficiently poll a value in GPU
memory. Issuing a GPU kernel for every time of polling
at an address may incur much overhead of kernel launch,
and using a kernel function to repeatedly poll the address
till the state becomes ready will waste the precious GPU
computing resources. We therefore always employ the
mechanism with dynamic allocation described in Sec-
tion 3.3 for tensor transfer through GPUDirect RDMA.
Specifically, the meta-data of a tensor can be maintained
in host memory so the polling only happens at CPU side,
while the actual tensor data can be stored in GPU mem-
ory and transferred through one-sided RDMA read.
4 Implementation
We implement our techniques in TensorFlow (r1.2) [3], a
popular open-sourced deep learning framework in com-
munity and industry. Our implementation contains about
4,000 lines of C++ code, where the RDMA communi-
cation library (using the libibverbs API on Linux)
takes about 1,800 lines and the rest are modifications to
TensorFlow including the graph analyzer.
TensorFlow organizes a deep learning computation as
a data-flow graph. Users first build a graph through its
high-level Python or C++ interfaces and then initiate the
deep learning computation through associating the graph
with a runtime session. The graph is composed of ten-
sors and operators. The operators refer to the comput-
ing operations of the corresponding graph nodes, while
the tensors represent data flowing through the edges con-
necting the nodes. Users are also allowed to develop
customized operators and add those into the graph. Un-
like the normal computational operators that are added
in graph by users during the graph build phase, Send
and Recv operators, which are used to transfer tensor
data along edges across graph partitions, are added in the
graph by the framework and are transparent to users.
To implement the mechanisms of transferring ten-
sor data over RDMA as described in §3, we develop
two pairs of custom operators and introduce an ex-
tended scheduling mechanism. For transferring tensors
with a static placement, we implement the RdmaSend
and RdmaRecv operators. During the graph analysis
phase, the receiving tensor is preallocated with RDMA-
accessibility and set as a property of RdmaRecv. This
tensor is never freed until the entire computation fin-
ishes, so its address never changes in the entire com-
putation. The remote-accessible address of the tensor
is then passed to the server that holds the correspond-
ing RdmaSend operator and set as its property. Once
RdmaSend is scheduled to execute, it directly updates
the content of the receiving tensor through a one-sided
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Type Benchmark
Model size
(MB)
Variable
Tensor#
Computation
time (ms)
CNN
AlexNet 176.42 16 7.61 ± 0.29
Inception-v3 92.90 196 68.32 ± 0.73
VGGNet-16 512.32 32 30.92 ± 0.19
RNN LSTM 35.93 14 33.33 ± 0.24GRU 27.92 11 30.44 ± 0.32
FCN FCN-5 204.47 10 4.88 ± 0.28
Table 1: Deep learning benchmarks (Note: the LSTM
and GRU are configured with hidden vector size of 1024
and step size of 80; the FCN-5 consists of 3 hidden lay-
ers with dimension of 4096 and two layers of input and
output)
RDMA write. There is no need for some special mecha-
nism to notify RdmaSend that the transferred tensor has
been consumed by RdmaRecv because the next sched-
uled execution of RdmaSend is naturally guaranteed to
happen after the consumption of the received tensor due
to the control dependency of the loop in the graph or the
execution sequentially of multiple mini-batch iterations.
Similarly, we also implement another pair of operators,
RdmaSendDyn and RdmaRecvDyn for supporting the
tensor transfer with dynamic allocation as described in
§3.3.
TensorFlow originally have two types of execution
modes for operators: synchronous and asynchronous ex-
ecution. For both types of operators, once an operator is
popped out of the ready queue to execute, it simply com-
pletes its execution synchronously or asynchronously
without the need to be enqueued into the ready queue
again. However, the RdmaRecv and RdmaRecvDyn
need to poll the flag byte in the data or meta-data buffer
of the receiving tensor. If executing totally away from
the scheduling mechanism, it either suffers from busy
loop wasting processor resources or long latency due to
periodic sleep. We therefore introduce a new execution
mode of operator called polling-async. The execution of
this type of operator contains two phases. When execut-
ing in the polling phase, the scheduler checks whether
the polling succeeds. If not, it simply re-enqueues this
operator into the tail of the ready queue; otherwise, it
changes the execution mode of the operator to asyn-
chronous and reschedules the execution. This way, we
reduce the polling overhead when there are other ready
operators to execute.
5 Evaluation
We evaluate our techniques on a cluster that consists of
8 servers. Each server is equipped with dual 2.6GHz In-
tel Xeon E5-2690v4 14-core CPU, 512GB memory, 2
NVIDIA Tesla P100 GPU, and a 100Gbps Infiniband
(IB) network adapter (Mellanox MT27700) for inter-
connection. All the servers are installed with Ubuntu
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16.04, CUDA 8.0, and cuDNN 6. TensorFlow (since
version r1.0) supports RDMA in the way of wrapping
RDMA communication layer with the gRPC abstraction,
and hence has to maintain private message buffers and
introduce extra memory copy. It also relies on some
IB-specific features and can only run on an IB cluster,
while our RDMA mechanism can also work with RoCE
(RDMA over Converged Ethernet) network adapters.
We extensively evaluate the performance with a set
of representative deep learning benchmarks, includ-
ing Inception-v3 [30], AlexNet [24], VGGNet-16 [28],
LSTM [18], GRU [13] and FCN-5, covering convolu-
tional neural network (CNN), recurrent neural network
(RNN) and fully connected neural network (FCN). Ta-
ble 1 lists some characteristics of these benchmark work-
loads. The model size is the sum of the sizes of all
the variable tensors in the neural network, which cor-
responds to the communication volume between work-
ers and parameter server processes in each mini-batch.
The local computation time represents the average exe-
cution time of processing one sample data in the single-
server setting. We therefore use the model size of each
benchmark to characterize its network load and use the
local computation time to characterize its computation
complexity. These benchmarks cover both computation-
intensive and network-intensive workloads. For exam-
ple, the Inception-v3 model is a typical computation in-
tensive workload, while the VGGNet-16 is mainly bottle-
necked in network, because each worker needs to transfer
more than 1 GB (2×512.32MB) model and gradient data
in each mini-batch. Among these benchmarks, the sizes
of variable tensors vary from tens of bytes to hundreds
of megabytes, however, in many cases, the existence of
large tensors may substantially influence communication
behavior. Figure 6 shows the distribution of number of
tensors with different tensor sizes in our benchmark. As
shown in the figure, more than 50% of the variable ten-
sors are larger than 10KB, and more than 20% are even
larger than 1MB. In terms of the total capacity, the ten-
sors that are larger than 1MB occupy 96% of the capacity
among all tensors.
We conduct most of the experiments on synthetic
datasets that are randomly generated and mainly used for
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Figure 7: The performance comparison on send/receive
micro-benchmark with two servers.
evaluating the execution time. To demonstrate the effect
of our techniques in real scenarios, we also evaluate the
convergence of 3 end-to-end applications on a real-world
datasets, which includes a translation task (Seq2Seq) us-
ing the sequence-to-sequence model [29] on WTM’10
French-English machine translation corpus [5] contain-
ing about 20 GB text data in total, an image recognition
task (CIFAR) using the CIFAR-10 model on its public
dataset [23] consisting of 60000 32×32 colour images in
10 classes, and an RNN based sentence embedding task
(SE) used in our real production. We use a private pro-
duction dataset containing about 3.7 GB text data in this
model.
All performance numbers with respect to throughput
(mini-batches/second) in our experiments are calculated
by averaging among 5 runs with each processing 100
mini-batch iterations. In all cases we observed very little
variation, thus we omit the error bars in all figures.
5.1 Performance on Micro-benchmark
In order to understand the direct benefit of our design on
system performance, we first evaluate our tensor transfer
mechanism over RDMA using a micro-benchmark.
We set up two servers only to perform a tensor transfer,
so as to compare our network performance with gRPC
over TCP and gRPC over RDMA. The receiver also per-
forms a lightweight reduce max operator to consume
the passed tensor. Figure 7 shows the efficiency of trans-
ferring tensors with different sizes. We first compare
our RDMA-based mechanism (i.e., RDMA.zerocp) with
the TensorFlow’s original gRPC-based solutions, includ-
ing both the gRPC over TCP (i.e., gRPC.TCP) and the
gRPC over RDMA (i.e., gRPC.RDMA). As shown in
the figure, our mechanism can outperform both of them
significantly. For example, RDMA.zerocp can improve
the speed by 1.7× to 61× than gRPC.TCP for different
message sizes. For gRPC.RDMA, even though it adopts
RDMA protocol under gRPC, it still needs to conduct
data serialization/de-serialization and data copy between
RDMA pinned buffer and tensor memory on both the
sender and receiver sides. In contrast, our RDMA-based
mechanism can completely avoid any data copy and se-
rialization overhead, and hence gets 1.3× to 14× per-
formance improvement compared to gRPC.RDMA for
different message sizes. Note that, there is a missing
data point for gRPC.RDMA at message size of 1GB, be-
cause TensorFlow with gRPC.RDMA will crash when
the transferring data size is larger than 1GB. To eval-
uate the memory copy overhead, we manually turn off
our graph analysis optimization, so that the tensor data in
the sender side is unable to be pre-allocated as RDMA-
accessible. To perform tensor transfer, the RdmaSend
operator has to allocate a new RDMA-accessible buffer,
copy the tensor into it, and then conduct the actual
RDMA write. The curve of RDMA.cp in Figure 7
demonstrates the performance of this case. As it shows,
RDMA.zerocp outperforms the RDMA.cp by 1.2× to
1.8× for different message sizes. Note that this improve-
ment is far less than the gap between gRPC.RDMA and
RDMA.zerocp, because RDMA.cp mechanism only in-
volves the data copy on the sender side and does not in-
volve any data serialization/de-serialization overhead.
5.2 Performance on Deep Learnings
This section evaluates our system on real deep learning
applications. Benchmarks listed in Table 1 are evaluated
on synthetic data for performance, while the 3 aforemen-
tioned applications on real datasets are evaluated for con-
vergence. By default, experiments are configured as run-
ning in distributed settings with data-parallelism, where
each machine runs a worker process and a parameter
server process. During execution, each worker executes
a data-flow graph replica on a portion of training data.
The variable tensors are shared across workers and are
placed in parameter servers in a round-robin fashion. The
worker runs multiple iterations until some convergence
condition is satisfied or a maximum iteration number is
reached. In the following discussion, unless stated ex-
plicitly, we always compare our fully-optimized RDMA
mechanism with other alternative solutions.
Performance. We run the 6 deep learning benchmarks
with a synthetic dataset on the same cluster. To under-
stand better the computation and communication behav-
ior, our synthetic datasets are generated on the fly, which
can avoid the overhead of data loading from disk. In
deep learning applications, the mini-batch size is a crit-
ical hyper parameter that affects both the convergence
rate and the computation time. In distributed training,
we can amortize the communication overhead by using
large batch size, because it can increase the local compu-
tation time. However, a large batch size is often harmful
for convergence, because it reduces the model synchro-
nization frequency across different workers. In practice,
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Figure 8: Comparison with gRPC-based solutions in TensorFlow.
the optimal setting is tuned by users, but the common
batch sizes are around the numbers like 16, 32, or 64. In
our experiments, we evaluate each benchmark with batch
sizes ranging from 1 to 64 (128 for some).
Figure 8 plots the performance of TensorFlow with
gRPC and with our RDMA mechanism. In gen-
eral, the average improvements from using RDMA
against gRPC.RDMA range from 117% up to 145%
for VGGNet-16. The improvements observed for
other benchmarks reach: 169% for AlexNet, 65% for
Inception-v3, 151% for FCN-5, 118% for LSTM, and
69% for GRU. And the improvements over gRPC.TCP
is much greater; for example, 25× for VGGNet-16.
As shown in the figure, among these benchmarks,
AlexNet, VGGNet-16, and FCN-5 get relatively more
significant improvements from RDMA than others, be-
cause they are mainly bottlenecked at communication.
Their execution time is stable under different batch sizes,
because the volume of transferred data (i.e., the model
size) is irrelevant to the batch size and the GPU’s massive
computing threads can complete large batches within
the same time as processing the small ones. However,
for other benchmarks like the Inception-v3, LSTM, and
GRU, when we increase the batch size to larger than 32,
their local computation time also increases and becomes
dominant in the overall execution time. In those cases,
the gaps between gRPC and our RDMA decrease as ex-
pected.
Convergence. To demonstrate the performance gain in
real scenarios, we further evaluate three end-to-end train-
ing tasks, including a translation task (Seq2Seq) using
the sequence-to-sequence model [29], an image recogni-
tion task (CIFAR) using the CIFAR-10 model [23] and a
sentence embedding task (SE) based on two RNN mod-
els. We use perplexity value for Seq2Seq model and
loss value for others to measure the convergence quality.
For each task, we randomly partition their dataset into
8 workers. Each worker continuously loads the sample
data from local disk in parallel with the training process.
For each model, we compare gRPC.TCP, gRPC.RDMA,
and our RDMA mechanism on the same training dataset
until convergence.
Figure 9 plots the convergence curves for the three
models with different communication mechanisms. For
the Seq2Seq model in Figure 9(a), it takes about
220 minutes to converge to perplexity under 20 with
gRPC.TCP. However, when using our RDMA mecha-
nism, it takes only 66 minutes, about 3× speedup. Even
comparing to gRPC.RDMA, our RDMA mechanism
achieves 53% performance improvement. Similar results
can be observed in the CIFAR model (Figure 9(b)) and
the SE model (Figure 9(c)). For the CIFAR model, our
RDMA mechanism can speed up convergence by 2.6×
compared to gRPC.TCP, and 18% to gRPC.RDMA. Fi-
nally, for the SE model, we fail to collect the results of
gRPC.RDMA because TensorFlow crashes when using
gRPC.RDMA. If just using gRPC.TCP, the SE model
can converge to loss value of 4.5 within 185 minutes.
However, our RDMA mechanism takes only about 100
minutes to converge to the same point, which speeds up
the training process by 85% in total.
Scalability. Scalability is one of the most important
metrics for distributed training. We evaluate the scala-
bility of TensorFlow with both our RDMA mechanism
and the original solutions on all the deep learning bench-
marks with synthetic datasets. We set batch size as 32
9
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Figure 10: Scalability of TensorFlow with gRPC-based solutions vs. RDMA.
for all experiments.
The scalability of each benchmark is mainly deter-
mined by its computation and communication behavior.
Figure 10 shows the scalability results of three represen-
tative workloads among all the benchmarks. We can see
that different benchmarks have very different scalability
patterns. For the LSTM and Inception-v3, because they
are computation intensive at batch size 32, we can always
observe good scalability no matter whether we use our
RDMA mechanism or gRPC. For example, the speedup
on 8 servers for both RDMA solutions on the two bench-
marks are larger than 7× against their single server cases
(still involving communication between workers and pa-
rameter server processes on the same machine). Even in
those cases, our RDMA remains much better than gRPC
based RDMA in terms of throughput (i.e., 98% higher
for LSTM and 12% for Inception-v3). For VGGNet-16,
because it is a communication intensive application, its
scalability is highly determined by the underlying net-
work efficacy. In this case, our RDMA can still get 5.2×
speedup against its single server, always holds more than
140% faster than gRPC based RDMA on different scales.
For each of these benchmarks, we also measure the
throughput of its pure local implementation (the “Lo-
cal” line in Figure 10), which does not involve any com-
munication overhead. As shown in the figure, for the
gRPC.RDMA case, the speedups on 8 servers relative
to the local implementations for LSTM and Inception-
v3 are 1.5× and 6×, respectively. It needs 4 servers to
outperform the local implementation for LSTM and even
with 8 servers for VGGNet-16 due to its much more se-
rious communication bottleneck. In contrast, with our
RDMA, all the three distributed benchmarks can outper-
form the local implementations with only 2 servers. The
speedups on 8 servers are 5×, 7.9× and 4.3× for the
three benchmarks, respectively.
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Memory Copy Overhead. We also evaluate the per-
formance gain of removing the sender side memory copy,
as described in Section 5.1, in deep learning bench-
marks. We manually turn off the graph analysis phase
so as to skip the optimization for zero copy, and com-
pare its performance with the optimized one. Figure 11
shows the average mini-batch time of each benchmark
with (or without) memory copy. In general, for differ-
ent workloads, the zero-copy optimization can bring up
to 21% performance improvement with mini-batch size
of 8. However, for some benchmarks like the Inception-
v3 and GRU, the performance gain is relatively small.
This is mainly due to two factors. First, as we explained
before, these benchmarks are mostly computation inten-
sive, which could benefit little from network related op-
timization. Second, from the result of micro-benchmark
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Benchmark RDMA RDMA+GDR Improv.
AlexNet 178.5 135.2 32%
FCN-5 157.0 101.9 54%
VGGNet 690.1 610.4 13%
Inception 172.5 171.9 0.4%
LSTM 84.4 68.1 24%
GRU 62.3 52.6 19%
Table 2: The average minibatch time (ms.) and improve-
ments with GPUDirect RDMA(GDR) in deep learning
benchmarks. (8 workers)
in Section 5.1, the gain of zero copy is more significant
for larger tensor size, however, the Inception-v3 includes
many small tensors since it has 196 variables but the total
model size is only 92.9MB.
GPUDirect Support. Finally, we evaluate the perfor-
mance with GPUDirect RDMA enabled for different ap-
plications, as shown in Table 2. After enabling GPUDi-
rect, our RDMA further improves the performance by up
to 54%. Improvements vary from application to appli-
cation, similar to what we observed in previous experi-
ments.
6 Related Work
Systems leveraging RDMA. With the advent of the
emerging RDMA technology, a large body of research
has been done on improving the performance of various
distributed systems to leverage its low latency and high
bandwidth. A series of efforts [26, 16, 19, 34, 31] tar-
get to optimize key-value storage systems, while some
others focus on improving the throughput of distributed
transaction processing systems [34, 10, 17]. FaRM [16]
uses one-sided RDMA reads for key-value lookups while
employs a messaging primitive for updates. This mes-
saging mechanism uses a fixed ring buffer on the re-
ceiver side to hold received messages, and hence may
bring extra overhead of copying messages to the applica-
tion buffers. In addition, large messages may have to be
split on the sender side and re-assembled on the receiver
side due to the limited size of the ring buffer, which in-
troduces more copying overhead. HERD [19] embraces
an RPC abstraction for key-value lookup to avoid mul-
tiple remote accesses on a hash-table structure. Kalia
et al. [20, 21] further improves it by considering lower-
level factors in RDMA hardware and optimizing it for
the all-to-all cases used in transaction processing. All
these research efforts target the scenarios dominated by
small messages, where latency is the major objective of
optimization.
Grappa [27] and GraM [36] explore the use of RDMA
to accelerate distributed graph computation. In graph
processing, it is appropriate to use RPC to batch many
small random remote accesses caused by the complex
and sparse graph structure. However, in the deep learning
scenarios, a common pattern is to access dense tensors,
which are often relatively large.
GPUNet [22] proposes a socket-like abstraction over
RDMA, which allows GPU kernel functions to directly
communicate through network. Their design targets sce-
narios of general distributed computations on GPUs. It
is interesting to look at how to integrate this level of
“direct” into a dataflow-based deep learning framework
combined with techniques in our work.
Distributed machine learning systems. Many sys-
tems have been designed to support efficient distributed
computation of traditional machine learning algorithms,
which usually employ shallow model structure and do
not necessarily express their computation as data-flow
graph, such as Petuum [38] and Li et al.’s “Parame-
ter Server” [25]. These shallow model structures often
lead to sparse matrix computations, which share the sim-
ilar patterns as graph processing [37]. These systems
scale out by employing a parameter server architecture,
which uses a set of servers to manage shared state that
is updated by a set of parallel workers. This parame-
ter server architecture can also be used to support some
distributed deep learning frameworks, such as DistBe-
lief [15], Project Adam [12], MxNet [9], and so on. Al-
though these frameworks, unlike TensorFlow, only use
data-flow graph to represent local computation at each
worker, the principle and methodology in our work can
also be applied in them to further improve their commu-
nication efficiency and scalability.
7 Conclusion
The emerging deep learning workloads and network
technologies such as RDMA have prompted us to rethink
the widely used RPC abstraction for network communi-
cation. We observe that the abstraction does not allow
application-level information to be passed to the network
layer for optimizations, leading to unnecessary addi-
tional memory copy and significant performance penalty.
By designing a simple “device”-like interface, along with
a combination of static analysis and dynamic tracing ,
we have enabled cross-stack optimizations for general
deep neural network training to take full advantage of
the underlying RDMA capabilities, leading to up to al-
most an order of magnitude speedup for representative
deep learning benchmarks over the default RPC library
and up to 169% improvement even over an RPC imple-
mentation optimized for RDMA.
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